Transistor Sizing of LCD Driver Circuit for Technology Migration

نویسندگان

  • Masanori Hashimoto
  • Takahito Ijichi
  • Shingo Takahashi
  • Shuji Tsukiyama
  • Isao Shirakawa
چکیده

Design automation of LCD driver circuits is not sophisticatedly established. Display fineness of an LCD panel depends on a performance metric, ratio of pixel voltage to video voltage (RPV). However, there are several other important metrics, such as power consumption and area, and the best circuit cannot be decided uniquely. This paper proposes a design automation technique to provide several circuit design results with different performance to designers so that designers can select an appropriate design among them. The proposed technique is experimentally evaluated with an actual design data, and it is found that the proposed method reduces circuit area in addition to improving RPV. Also the proposed technique is experimentally verified from points of solution quality and computational time.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Modeling and Layout Optimization of VLSI Devices and Interconnects In Deep Submicron Design

This paper presents an overview of recent advances on modeling and layout optimization of devices and interconnects for high-performance VLSI circuit design under the deep submicron technology. First, we review a number of interconnect and driver/gate delay models, which are most useful to guide the layout optimization. Then, we summarize the available performance optimization techniques for VL...

متن کامل

A Survey of Power Management in Embedded System Using Transistor Sizing

This paper describes a transistor sizing methodology for both analog and digital CMOS circuits. Various techniques are used for power optimization in CMOS VLSI circuits. Transistor sizing is one of the important techniques for the determination of circuit performance. The aim of the power optimization is to minimize the power and power-delay product or the energy consumption of the circuit. Thu...

متن کامل

A Transistor Sizing Tool for Optimization of Analog CMOS Circuits: TSOp

Optimization of a circuit by transistor sizing is often a slow, tedious and iterative manual process which relies on designer intuition. It is highly desirable to automate the transistor sizing process towards being able to rapidly design high performance integrated circuit. Presented here is a simple but effective algorithm for automatically optimizing the circuit parameters by exploiting the ...

متن کامل

TECHNOLOGICAL AND GEOMETRICAL OPTIMISATION OF InP HBT DRIVER CIRCUIT

The design of high speed circuits and optimization in function of technological and geometrical parameters are presented. MUX-driver design and optimization for 40 Gb/s ETDM transmission illustrate the proposed approach. The impact of collector thickness (WC) on driver performances is evaluated and assessed by circuit fabrication and measurements. 40 Gb/s electrical measurements of the realized...

متن کامل

On Placement and Sizing of Sleep Transistors in Leakage Critical Circuits

Leakage power is increasingly gaining importance with technology scaling. Multi-Threshold CMOS (MTCMOS) technology has become a popular technique for standby power reduction. Sleep transistor insertion in circuits is an effective application of MTCMOS technology for reducing leakage power. In this paper we present a fine grained approach where each gate in the circuit is provided an independent...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Transactions

دوره 90-A  شماره 

صفحات  -

تاریخ انتشار 2007